Memory Design Engineer
Intel, US, Texas, Austin
- Pay
- Not listed by the employer
- Work type
- Not stated
- Level
- Not stated
- Area
- Software engineering
- Posted
- 6 days ago
About the role
Job Details:
Job Description:
Intel's Corporate Memory Organization (CMO) within Design Technology Platform (DTP) drives development of Memory Compilers on Intel's leading-edge process technologies. The organization is responsible for architecting, designing and delivering high-performance and energy-efficient embedded memory IP that maximize silicon performance, optimize density, and maximize manufacturing yield across Intel Products and Intel Foundry platforms.
As a Circuit Design Engineer in CMO, you will be responsible for architecting, designing, and delivering SRAM compilers across high-density (HD) and high-performance (HP) profiles. You will also collaborate with Intel’s Technology Development (TD) group on Design and Technology Co-Optimization (DTCO) to co-define the silicon process and physical layout rules.
Responsibilities of the role include but are not limited to:
- Provide industry competitive SRAM design solutions to meet challenging memory design specs for various product segments.
- Design, validation, and characterization of Memory Compilers.
- Memory Compiler Design Flow and Methodology development.
Behavioral skills/traits as follow:
- Interfacing with customers.
- Logical thinking, analytical and problem-solving skills.
- Verbal/written communication skills.
- Interpersonal skills.
- Multitasking/prioritization skills.
This is an entry level position, and compensation will be given accordingly.
Qualifications:
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates. Experience or coursework listed below would be obtained through a combination of your schoolwork and/or classes and/or research and/or relevant previous job and/or internship experiences.
This position is not eligible for Intel immigration sponsorship.
Minimum Qualifications:
- Candidate must have a MS degree with 6+ months of experience in Electrical Engineering or Computer Engineering or related field.
- 6+ months of experience in the following:
Scripting (Perl or tcl or Python, etc.)
- Experience with SRAM operations
- Transistor level operation (VLSI course work), design challenges under process variations and low power circuit technique.
Job Type: College Grad
Shift: Shift 1 (United States of America)
Primary Location: US, Texas, Austin
Additional Locations:
Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Similar roles at other companies
Memory Design Engineer
BroadcomIND-Bangalore Electronic City - S1
Pay not posted
Posted Sep 15, 2026
Senior Memory Design Engineer
BroadcomIND-Bangalore Electronic City - S1
Pay not posted
Posted Sep 15, 2026
Custom Memory Design Engineer
Normal ComputingMountain View +2
$176K–$256K / yr
Posted 9 days ago
Senior Staff Product Application Engineer-Memory Subsystems
Advanced Micro Devices, IncSan Jose, California
Pay not posted
Posted 29 days ago
Listed on Intel's Workday careers site; checked 4 h ago. First seen by us 4 h ago. Being listed doesn't mean the team is actively interviewing.