EDA Tools Software Engineer
Intel, US, Oregon, Hillsboro
- Pay
- Not listed by the employer
- Work type
- Not stated
- Level
- Not stated
- Area
- Software engineering
- Posted
- 11 days ago
About the role
Job Details:
Job Description:
As a member of the PTD Litho Frame Automation Team (FRAT) in LTD (Logic Technology Development), you will be responsible for process design rule definition, construction and validation of lead certification Tape-in Collaterals for Intel's next generation process technology and products. You will be responsible for the validation and creation of VLSI layout that will enable fundamental process development.
Your responsibilities will include but will not be limited to:
- Verify VLSI layout adherence to complex layout design rules, specifically ownership in Quality Assurance of FRAT designs across all Intel process nodes
- Troubleshoot design and PDK(Process Design Kit) verification issues with complex physical design flows, both industry standard and Intel tools and flows
- Write/update software code for cell design and testcases, verification and package design content for distribution
- CAD design development and support of LTD Tape-in Collateral Library for ALL Intel Process Technology nodes including CR experimental Path Finding projects
- Collaborating, directing, extracting, executing designs and constructs that will be used for process implementation, monitoring, improvement and development well ahead of any other team in LTD. This interaction will be with a very diverse team including Litho, Integration, Device, Test Chip, Tape Out, and OPC and RET (Reticle Enhancement Team) experts. These designs will be used during development, refined and then made available for HVM (High Volume Manufacturing)
Qualifications:
Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Minimum Qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, with 6+ months of hands-on experience in the domain and demonstrated skills gained through internships, academic projects, coursework, or hands-on training
OR
- Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field with no prior professional experience
- Hands-on experience includes:
- Coursework and background should include VLSI design or CAD, programming in Python or C++, Semiconductor Device Physics or basic electrical circuit theory, Silicon manufacturing flows
Preferred Qualifications:
- Familiarity with semiconductor processing/engineering or computer science (from coursework or internship or work experience)
- VLSI Circuit mask design layout and/or verification (from coursework or internship or work experience)
Similar roles at other companies
Standard Cell Design Methodology & Flow Engineer
AppleSan Diego, California +1
Pay not posted
Posted 18 days ago
CAD Engineer
NVIDIAUS, CA, Santa Clara
Pay not posted
Posted 9 days ago
STA - CAD Engineer
Advanced Micro Devices, IncAustin, Texas
Pay not posted
Posted Oct 6, 2026
Staff DFx Methodology Architect
Advanced Micro Devices, IncSan Jose, California
Pay not posted
Posted Oct 1, 2026
Principal CAD Engineer
ImpinjPorto Alegre, Rio Grande do Sul, Brazil
Listed on Intel's Workday careers site; checked 3 h ago. First seen by us 3 h ago. Being listed doesn't mean the team is actively interviewing.