Physical Verification Engineer
NVIDIA, Israel, Tel Aviv +1
- Pay
- Not listed by the employer
- Work type
- Not stated
- Level
- Not stated
- Area
- Software engineering
- Posted
- 19 days ago
About the role
NVIDIA is seeking a Physical Verification Engineer to help ensure our ASIC and SoC designs are clean, correct, and ready for tapeout. This role focuses on physical verification quality across layout data, connectivity, and manufacturing rule compliance. You will work closely with physical design, custom layout, and methodology teams to run verification flows, debug issues, and improve signoff robustness. This is an excellent opportunity for an engineer who enjoys detailed analysis and high-impact signoff work.
What you’ll be doing:
- Run and analyze physical verification checks such as DRC, LVS, and other tapeout-quality signoff checks.
- Debug physical verification violations and partner with design teams to drive clean closure.
- Review layout, netlist, and runset interactions to identify root causes and recommend fixes.
- Support full-chip and block-level verification readiness across implementation milestones.
- Improve physical verification flow quality, turnaround time, and automation.
- Collaborate with methodology, CAD, and foundry-facing teams on rule interpretation and signoff quality.
What we need to see:
- B.Sc. or M.Sc. in Electrical Engineering, Computer Engineering, or equivalent experience.
- 2+ years of experience in physical verification, backend implementation, or VLSI signoff.
- Strong understanding of DRC, LVS, antenna, and layout verification concepts.
- Hands-on experience with tools such as Calibre, ICV, Pegasus, or equivalent physical verification tools.
- Ability to debug verification issues across layout, extracted views, and netlist connectivity.
- Scripting ability in Tcl, Perl, Python, or shell for automation and debug.
- Strong collaboration skills and attention to detail.
Ways to stand out from the crowd:
- Experience with advanced-node signoff and foundry rule decks.
- Familiarity with stream-out/OASIS or GDSII generation and tapeout readiness flows.
- Experience improving PV automation, dashboards, or regression infrastructure.
Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/
Similar roles at other companies
Physical Verification & Signoff Engineer
VoltaiPalo Alto Office
Pay not posted
Posted 19 days ago
Staff Digital Verification Engineer
Efficient ComputerSan Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX +3
$160K–$245K / yr
Posted Sep 1, 2026
Verification Engineer
Delos DataPalo Alto
$160K–$240K / yr
Posted 22 days ago
Low-Power & CDC Verification Engineer
Advanced Micro Devices, IncSanta Clara, California
Pay not posted
Posted 24 days ago
Listed on NVIDIA's Workday careers site; checked 29 h ago. First seen by us 30 h ago. Being listed doesn't mean the team is actively interviewing.