Senior STA Engineer
NVIDIA, Israel, Tel Aviv
- Pay
- Not listed by the employer
- Work type
- Not stated
- Level
- Senior
- Area
- Software engineering
- Posted
- 6 days ago
Check my fit
See how your résumé lines up with this role: where you match, what's missing, and lines worth rewording.
About the role
NVIDIA is seeking a Physical Design and Timing Engineer to join our silicon implementation team. This role focuses on timing analysis, timing closure, and signoff quality across complex ASIC and SoC designs. You will work closely with physical design, front-end design, methodology, and CAD teams to drive robust implementation at advanced process nodes. This is a strong fit for an engineer who enjoys deep analysis, problem solving, and improving quality at block and full-chip levels.
What you’ll be doing:
- Drive static timing analysis and timing closure for block and/or full-chip designs.
- Develop, review, and debug timing constraints, scenarios, and signoff checks.
- Analyze setup, hold, noise, and variation-related timing issues and drive closure with cross-functional teams.
- Partner with physical design engineers on floorplan, CTS, route, ECO, and convergence activities.
- Review reports, identify root causes of violations, and recommend high-quality fixes with minimal design impact.
- Improve timing methodology, automation, and debug efficiency using Tcl, Perl, and/or Python.
What we need to see:
- B.Sc. or M.Sc. in Electrical Engineering, Computer Engineering, or equivalent experience.
- 5+ years of experience in ASIC or SoC physical design, timing analysis, or implementation.
- Strong understanding of static timing analysis fundamentals, timing constraints, and timing closure.
- Hands-on experience with industry-standard EDA tools such as PrimeTime, ICC2, Innovus, Tempus, or equivalent.
- Experience debugging setup/hold violations, clocking issues, and ECO impacts.
- Solid scripting skills in Tcl plus familiarity with Perl or Python.
- Good communication skills and ability to work across design, CAD, and verification teams.
Ways to stand out from the crowd:
- Experience with advanced-node implementation and signoff.
- Knowledge of MMMC flows, SI, OCV/AOCV/POCV, and power-aware timing analysis.
- Experience improving timing methodology or developing reusable automation.
We are an equal opportunity employer and value diversity at our company. We do not discriminate based on race, religion, color, national origin, sex, gender, gender expression, sexual orientation, age, marital status, veteran status, or disability status. We will ensure that individuals with disabilities are provided a reasonable accommodation to participate in the job application or interview process, perform essential job functions, and receive other benefits and privileges of employment. Please contact us to request accommodation.
Similar roles at other companies
Design Engineer - STA
BroadcomUSA-Colorado-Fort Collins-4380 Ziegler Road
Pay not posted
Posted 10 days ago
STA - CAD Engineer
Advanced Micro Devices, IncAustin, Texas
Pay not posted
Posted Oct 6, 2026
Senior SoC STA Engineer
InnoPhase IoTSan Diego, California +1
Pay not posted
Posted May 22, 2026
$120K–$220K / yr
Posted May 6, 2026
Listed on NVIDIA's Workday careers site; checked 32 h ago. First seen by us 34 h ago. Being listed doesn't mean the team is actively interviewing.